类型通信IC | 电源电压-55 至 125 |
频率10HZ | 用途军工 |
品牌AD/亚德诺 | 型号AD9162BBCZ |
封装法兰封装 | 功率16W |
特色服务通信 | 批号16+ |
ad9162bbcz
16-bit, 12 gsps, rf digital-to-analog converters
产品详情
ad9162是一款高性能16位数模转换器(dac),支持达6 gsps的数据速率。dac内核基于一个四通道开关结构配合2倍插值滤波器,使dac的有效更新速率在某些模式下高达12 gsps。高动态范围和带宽使这些dac非常适合***苛刻的高速射频(rf)dac应用。
在基带模式下,元件的宽带宽能力和高动态范围相结合,在***小两个载波至1.794 ghz的满量程频谱范围内可支持docsis 3.1电缆基础设施兼容性。2倍插值滤波器(fir85)使ad9161/ad9162针对较低数据速率和转换器时钟进行配置,可降低系统总体功耗和滤波要求。在mix-mode? 操作模式中,ad9161/ ad9162可在高达7.5 ghz的二阶和三阶奈奎斯特区内重构rf载波,同时仍保持出色的动态范围。输出电流可以在8 ma至38.76 ma范围内进行编程。ad9161/ad9162数据接口由***多八个jesd204b串行器/解串器(serdes)通道组成,可对其通道速度和通道数进行编程,从而实现应用灵活性。
串行外设接口(spi)可配置ad9162并监控所有寄存器的状态。ad9162提供165引脚、8.0 mm × 8.0 mm、0.5 mm间距、csp_bga和169引脚、11 mm × 11 mm、0.8 mm间距、csp_bga两种封装,包括引脚选项。
产品特色
高动态范围和信号重建带宽支持高达7.5 ghz的rf信号频率合成。
高达八个通道jesd204b serdes接口,支持灵活的通道数和通道速度。
带宽和动态范围可满足docsis 3.1余量兼容性要求。
smj320c25fdm
this data sheet provides design documentation for the smj320c25 and the smj320c25-50 digital signal processor (dsp) devices in the smj320 family of vlsi digital signal processors and peripherals. the smj320 family supports a wide range of digital signal processing applications such as tactical communications, guidance, military modems, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.
differences between the smj320c25 and the smj320c25-50 are specifically identified, as in the following paragraph and in the parameter tables on pages 18 through 24 of this data sheet. when not specifically differentiated, the term smj320c25 is used to describe both devices.
the smj320c25 has a 100-ns instruction cycle time. the smj320c25-50 has an 80-ns instruction cycle time. with these fast instruction cycle times and their innovative memory configurations, these devices perform operations necessary for many real-time digital signal processing algorithms. since most instructions require only one cycle, the smj320c25 is capable of executing 12.5 million instructions per second. on-chip data ram of 544 16-bit words, on-chip program rom of 4k words, direct addressing of up to 64k words of external data memory space and 64k words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the instruction set.
key features
military temperature range
-55°c to 125°c
100-ns or 80-ns instruction cycle times
544 words of programmable on-chip data ram
4k words of on-chip program rom
128k words of data/program space
16 input and 16 output channels
16-bit parallel interface
directly accessible external data memory space
global data memory interface
16-bit instruction and data words
16 × 16-bit multiplier with a 32-bit product
32-bit alu and accumulator
single-cycle multiply/accumulate instructions
0 to 16-bit scaling shifter
bit manipulation and logical instructions
instruction set support for floating-point operations, adaptive filtering, and extended-precision arithmetic
block moves for data/program management
repeat instructions for efficient use of program space
eight auxiliary registers and dedicated arithmetic unit for indirect addressing
serial port for direct code interface
synchronization input for synchronous multiprocessor configurations
wait states for communication to slow-off-chip memories/peripherals
on-chip timer for control operations
three external maskable user interrupts
input pin polled by software branch instruction
1.6-um cmos technology
programmable output pin for signaling external devices
single 5-v supply
on-chip clock generator
packaging:
68-pin leaded ceramic chip carrier (fj suffix)
68-pin ceramic grid array (gb suffix)
68-pin leadless ceramic chip carrier (fd suffix)
鴻科偉業集團有限公司
黄女士
13632767652
广东 深圳 宝安区 民治光浩国际中心一期16F